( en | de | ru )

 

Disambiguation of "Belkouch, Said"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding.

, , , , and . SoCC, page 423-426. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Said Es-Said

Said Al-Said

Saroit Anis Said

Nawal Khurshid Said

Khaled Walid Saidavi

 

Other publications of authors with the same name

VLIW DSP-Based Low-Level Instruction Scheme of Givens QR Decomposition for Real-Time Processing., , , , and . J. Circuits Syst. Comput., 26 (9): 1750129:1-1750129:26 (2017)Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect., , , , , and . EURASIP J. Adv. Signal Process., (2014)Efficient parallelization of GMM background subtraction algorithm on a multi-core platform for moving objects detection., , , , , and . ATSIP, page 1-5. IEEE, (2018)Novel parallel Givens QR decomposition implementation on VLIW architecture with Efficient memory access for real time image processing applications., , and . BDCA, page 89:1-89:6. ACM, (2017)Fast enumeration-based modulo scheduling heuristic for VLIW architectures., , , and . ICM, page 116-119. IEEE, (2014)Real-time parallel implementation of road traffic radar video processing algorithms on a parallel architecture based on DSP and ARM processors., , , , , and . ISDA, page 183-188. IEEE, (2015)Area and delay aware approaches for realizing multi-operand addition on FPGAs using two-operand adders., and . AICCSA, page 1-4. IEEE Computer Society, (2015)FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding., , , , and . SoCC, page 423-426. IEEE, (2009)A CMOS High-Q LC Eight-Path Bandpass Filter for Wireless Broadband Applications., , , and . ICECS, page 359-362. IEEE, (2007)An Algorithm for Gate Resizing to Reduce Power Dissipation in Combinational Digital Designs., , and . ICECOCS, page 1-3. IEEE, (2022)