Author of the publication

A Near-Optimum Dynamic Voltage Scaling (DVS) in 65-nm Energy-Efficient Power Management With Frequency-Based Control (FBC) for SoC System.

, , , , , , , and . IEEE J. Solid State Circuits, 47 (11): 2563-2575 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Near-Optimum Dynamic Voltage Scaling (DVS) in 65-nm Energy-Efficient Power Management With Frequency-Based Control (FBC) for SoC System., , , , , , , and . IEEE J. Solid State Circuits, 47 (11): 2563-2575 (2012)A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance Improvement., , , , , , , , , and . IEEE J. Solid State Circuits, 48 (4): 1018-1030 (2013)High Accuracy Knee Voltage Detection for Primary-Side Control in Flyback Battery Charger., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (4): 1003-1012 (2017)Self-Calibrated Knee Voltage Detector With 99.65% High Accuracy for AC Charger System in 0.5 µm 500 V UHV Process., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (10): 2786-2795 (2014)A compact power management for next generation intensive care unit with 91% conversion efficiency., , , , , and . ICCE-TW, page 161-162. IEEE, (2014)94% power-recycle and near-zero driving-dead-zone N-type low-dropout regulator with 20mV undershoot at short-period load transient of flash memory in smart phone., , , , and . ISSCC, page 436-438. IEEE, (2018)120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs., , , , , , , , , and 3 other author(s). ESSCIRC, page 291-294. IEEE, (2015)A single-inductor dual-output (SIDO) based power management with adaptive bus voltage modulation and zero cross-regulation in 40nm CMOS., , , , , , , , , and . ESSCIRC, page 161-164. IEEE, (2012)A Buck Power Factor Correction Converter with Predictive Quadratic Sinusoidal Current Modulation and Line Voltage Reconstruction., , , , , , , and . IEEE Trans. Ind. Electron., 63 (9): 5912-5920 (2016)A 0.6 V Resistance-Locked Loop Embedded Digital Low Dropout Regulator in 40 nm CMOS With 80.5% Power Supply Rejection Improvement., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (1): 59-69 (2015)