( en | de | ru )

 

Disambiguation of "Irie, Naohiko"

Author of the publication

copydeleteadd this publication to your clipboard
Elastic shared resource scheduling SOC interconnect architecture for real-time system.

, , , , , , , , , , and . CICC, page 787-790. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert Irie

 

Other publications of authors with the same name

Embedded SoC Resource Manager to Control Temperature and Data Bandwidth., , , , , , , , , and 3 other author(s). ISSCC, page 296-604. IEEE, (2007)Multi-Core/Multi-IP Technology for Embedded Applications., and . IEICE Trans. Electron., 92-C (10): 1232-1239 (2009)Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor., , , , , , , , , and 3 other author(s). ISSCC, page 2200-2209. IEEE, (2006)SIMP (Single Instruction stream/Multiple Instruction Pipelining): A Novel High-Speed Single-Processor Architecture., , , and . ISCA, page 78-85. ACM, (1989)Elastic shared resource scheduling SOC interconnect architecture for real-time system., , , , , , , , , and 1 other author(s). CICC, page 787-790. IEEE, (2005)A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption., , , , , , , , , and 4 other author(s). ISSCC, page 100-590. IEEE, (2007)Hierarchical power distribution and power management scheme for a single chip mobile processor., , , , , , , , , and 23 other author(s). DAC, page 292-295. ACM, (2006)An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM., , , , , , , , , and 3 other author(s). ISSCC, page 480-481. IEEE, (2009)