( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm.

, , , , , и . DATE, стр. 1006-1011. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Takahiro Kato

Hanyu Ye

Takahiro Moriyama

Takahiro Kirihara

Takahiro Nishiyama

 

Другие публикации лиц с тем же именем

NoC-MRAM architecture for memory-based computing: Database-search case study., , , , , , , и . NEWCAS, стр. 309-312. IEEE, (2017)Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices., , и . IEEE Open J. Circuits Syst., (2021)Stochastic Quantum Monte Carlo Algorithm for Large-Scale Combinatorial Optimization Problems., , , , и . CoRR, (2023)Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link., , , и . APCCAS, стр. 683-686. IEEE, (2014)VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing., , , , и . CoRR, (2015)Transient Characteristic of Fabricated Magnetic Tunnel Junction (MTJ) Programmed with CMOS Circuit., , , , , , , , и . IEICE Trans. Electron., 93-C (5): 602-607 (2010)Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only)., и . FPGA, стр. 291. ACM, (2018)High-Precision Stochastic State-Space Digital Filters Based on Minimum Roundoff Noise Structure., , , , и . ISCAS, стр. 1-5. IEEE, (2018)An Accuracy/Energy-Flexible Configurable Gabor-Filter Chip Based on Stochastic Computation With Dynamic Voltage-Frequency-Length Scaling., , , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 444-453 (2018)Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing., , , , , , , , и . Proc. IEEE, 104 (10): 1844-1863 (2016)