Author of the publication

EURETILE Design Flow: Dynamic and Fault Tolerant Mapping of Multiple Applications Onto Many-Tile Systems.

, , , , , , , , , , , , , and . ISPA, page 182-189. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Finite difference approximation to the shallow water equations on a quasi-uniform spherical grid., , and . HPCN Europe, volume 919 of Lecture Notes in Computer Science, page 741-747. Springer, (1995)GPU Peer-to-Peer Techniques Applied to a Cluster Interconnect., , , , , , , , , and 4 other author(s). IPDPS Workshops, page 806-815. IEEE, (2013)Gaussian and Exponential Lateral Connectivity on Distributed Spiking Neural Network Simulation., , , , , , , , , and 3 other author(s). PDP, page 658-665. IEEE Computer Society, (2018)The INFN COSA Project: Low-Power Computing and Storage., , , , , , , , , and 9 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 770-779. IOS Press, (2017)The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems., , , , , , , , , and 17 other author(s). DSD, page 60-67. IEEE Computer Society, (2016)NaNet: a flexible and configurable low-latency NIC for real-time trigger systems based on GPUs., , , , , , , , , and 3 other author(s). CoRR, (2013)Error-based or target-based? A unified framework for learning in recurrent spiking networks., , and . PLoS Comput. Biol., (2022)Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities., , , , , , , , , and . FPT, page 58-65. IEEE, (2013)LO-FA-MO: Fault Detection and Systemic Awareness for the QUonG Computing System., , , , , , , , , and . SRDS, page 265-270. IEEE Computer Society, (2014)The Brain on Low Power Architectures - Efficient Simulation of Cortical Slow Waves and Asynchronous States., , , , , , , , , and 3 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 760-769. IOS Press, (2017)