( en | de | ru )

 

Disambiguation of "Burg, Andreas Peter"

Author of the publication

copydeleteadd this publication to your clipboard
On the statistical memory architecture exploration and optimization.

, , , , and . DATE, page 543-548. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Burg

Peter Burg

Peter Burg

Peter Burg

Peter Burg

 

Other publications of authors with the same name

A multi-Gbps unrolled hardware list decoder for a systematic polar code., , , , , and . ACSSC, page 1194-1198. IEEE, (2016)Approximate computing for unreliable silicon.. DTIS, page 1. IEEE, (2016)Statistical fault injection for impact-evaluation of timing errors on application performance., , , , and . DAC, page 13:1-13:6. ACM, (2016)Fast Sequence Repetition Node-Based Successive Cancellation List Decoding for Polar Codes., , , , , , and . ICC, page 116-122. IEEE, (2022)Synthesis strategies for sub-VT systems., , , , and . ECCTD, page 552-555. IEEE, (2011)A Wireless Body Sensor Network for Activity Monitoring with Low Transmission Overhead., , , , and . EUC, page 265-272. IEEE Computer Society, (2014)ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs., , , , , , and . ESSCIRC, page 215-218. IEEE, (2005)Random sampling ADC for sparse spectrum sensing., , and . EUSIPCO, page 1200-1204. IEEE, (2011)VLSI implementation of pipelined sphere decoding with early termination., , and . EUSIPCO, page 1-5. IEEE, (2006)Two-port low-power gain-cell storage array: Voltage scaling and retention time., , and . ISCAS, page 2469-2472. IEEE, (2012)