Author of the publication

Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package.

, , , , , , , and . DAC, page 58:1-58:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package., , , , , , , and . IEEE Des. Test, 34 (3): 50-58 (2017)Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package., , , , , , , and . DAC, page 58:1-58:6. ACM, (2016)A novel DFT architecture for 3DIC test, diagnosis and repair., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2014)A Deep Learning-Based Screening Method for Improving the Quality and Reliability of Integrated Passive Devices., , , , , , and . ITC-Asia, page 13-18. IEEE, (2020)A Memory Built-In Self-Repair Scheme Based on Configurable Spares., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (6): 919-929 (2011)Cost modeling and analysis for interposer-based three-dimensional IC., , , and . VTS, page 108-113. IEEE Computer Society, (2012)A Memory Failure Pattern Analyzer for memory diagnosis and repair., , and . VTS, page 234-239. IEEE Computer Society, (2012)A memory yield improvement scheme combining built-in self-repair and error correction codes., , , , , , , , , and . ITC, page 1-9. IEEE Computer Society, (2012)High Quality Test Methodology for Highly Reliable Devices., , , and . ITC, page 1-6. IEEE, (2019)A Memory Built-In Peer-Repair Architecture for Mesh-Connected Processor Array., , , , and . VLSI-DAT, page 1-4. IEEE, (2022)