( en | de | ru )

 

Disambiguation of "Saab, Daniel G."

Author of the publication

copydeleteadd this publication to your clipboard
Derivation of signal flow for switch-level simulation.

, , , and . EURO-DAC, page 301-305. IEEE Computer Society, (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Saab Mansour

Samy Saab

Layale Saab

Giuseppe G G Manzardo

G Abstreiter

 

Other publications of authors with the same name

Application of Simple Genetic Algorithms to Sequential Circuit Test Generation., , , and . EDAC-ETC-EUROASIC, page 40-45. IEEE Computer Society, (1994)Complementary nano-electromechanical switches for ultra-low power embedded processors., , and . ACM Great Lakes Symposium on VLSI, page 309-314. ACM, (2009)Switch-level timing simulation of bipolar ECL circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (4): 516-530 (1993)Benchmarking Parallel Processing Platforms: An Applications Perspective., , , and . IEEE Trans. Parallel Distributed Syst., 4 (8): 947-954 (1993)Single Trojan injection model generation and detection., , and . LATS, page 181. IEEE, (2016)A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware., , and . DAC, page 684-690. ACM Press, (1999)Assigning Sites fto Redundant Clusters in a Distributed Storage System., , and . ICPP (1), page 64-71. CRC Press, (1993)Reducing verification overhead with RTL slicing., , , and . ACM Great Lakes Symposium on VLSI, page 399-404. ACM, (2007)Design of a scalable parallel switch-level simulator for VLSI., , and . SC, page 615-624. IEEE Computer Society, (1990)Ultra-low power NEMS FPGA., , , and . ICCAD, page 533-538. ACM, (2012)