Author of the publication

FPGA Based Novel High Speed DAQ System Design with Error Correction.

, , , , , and . ISVLSI, page 80-85. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

iMACE: In-Memory Acceleration of Classic McEliece Encoder., , , , and . ISVLSI, page 513-518. IEEE, (2019)Near Threshold Computation of Partitioned Ring Learning With Error (RLWE) Post Quantum Cryptography on Reconfigurable Architecture., , and . CoRR, (2022)Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM Based FPGA., , , , and . VLSID, page 257-262. IEEE, (2019)Lightweight ASIC Implementation of AEGIS-128., , , and . ISVLSI, page 251-256. IEEE Computer Society, (2018)Joint power and channel allocation for outage probability minimization in cognitive radio ad hoc networks., , and . COMSNETS, page 1-7. IEEE, (2013)FPGA Based Novel High Speed DAQ System Design with Error Correction., , , , , and . ISVLSI, page 80-85. IEEE Computer Society, (2015)FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code., , , , and . ATS, page 169-174. IEEE Computer Society, (2015)Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA., , , , and . CoRR, (2018)ReRAM-based In-Memory Computation of Galois Field arithmetic., , , and . VLSI-SoC, page 1-6. IEEE, (2018)ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code., , , and . VLSI-SoC (Selected Papers), volume 561 of IFIP Advances in Information and Communication Technology, page 128-146. Springer, (2018)