( en | de | ru )

 

Disambiguation of "Campi, Fabio"

Author of the publication

copydeleteadd this publication to your clipboard
A heterogeneous digital signal processor implementation for dynamically reconfigurable computing.

, , , , and . CICC, page 641-644. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maria Angela Campisi

Gamma-ray bursts and their host galaxies from cosmological simulation. Uni München, (2009)

Valentina Campi

José Ignacio Campino Johnson

Paolo Campigotto

Ignacio Campino Johnson

 

Other publications of authors with the same name

Routing architecture for multi-context FPGAs., , , , , and . FPGA, page 246. ACM, (2004)A VLIW processor with reconfigurable instruction set for embedded applications., , , , , and . IEEE J. Solid State Circuits, 38 (11): 1876-1886 (2003)Reconfigurable hardware: The holy grail of matching performance with programming productivity., , , , and . FPL, page 409-414. IEEE, (2008)An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC., , , , , , , , , and 2 other author(s). IEEE Des. Test Comput., 25 (5): 442-451 (2008)Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture., , , and . DATE, page 355-360. EDA Consortium, San Jose, CA, USA, (2007)A FPGA Implementation of An Open-Source Floating-Point Computation System., , , , , and . SoC, page 29-32. IEEE, (2005)A multi-core signal processor for heterogeneous reconfigurable computing., , , , , , , , , and 3 other author(s). SoC, page 106-109. IEEE, (2009)Approximate computing for complexity reduction in timing synchronization., , and . EURASIP J. Adv. Signal Process., (2014)Compact Buffered Routing Architecture., , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 179-188. Springer, (2004)A flexible LUT-based carry chain for FPGAs., , , and . ISCAS (5), page 133-136. IEEE, (2003)