( en | de | ru )

 

Disambiguation of "Bosio, Alberto"

Author of the publication

copydeleteadd this publication to your clipboard
Through-Silicon-Via resistive-open defect analysis.

, , , , , and . ETS, page 1. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sara Bosio

Andreas Bosio

Vera Bosio

Alberto Fierro

Alberto Ricco

 

Other publications of authors with the same name

Towards approximation during test of Integrated Circuits., , , , , and . DDECS, page 28-33. IEEE, (2017)Synthesis of Finite State Machines on Memristor Crossbars., , , , , and . DDECS, page 107-112. IEEE, (2018)Assessing the Reliability of Successive Approximate Computing Algorithms under Fault Injection., , , , and . J. Electron. Test., 35 (3): 367-381 (2019)A dynamic programming algorithm for the single-machine scheduling problem with release dates and deteriorating processing times., and . Math. Methods Oper. Res., 69 (2): 271-280 (2009)A Genetic-algorithm-based Approach to the Design of DCT Hardware Accelerators., , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (3): 50:1-50:25 (2022)Effect-cause intra-cell diagnosis at transistor level., , , , , , and . ISQED, page 460-467. IEEE, (2013)Emerging Computing Devices: Challenges and Opportunities for Test and Reliability*., , , , , , , , , and 2 other author(s). ETS, page 1-10. IEEE, (2021)Fast Bridging Fault Diagnosis using Logic Information., , , , , and . ATS, page 33-38. IEEE, (2007)A Logic Cell Design and routing Methodology Specific to VNWFET., , , , , , , and . NEWCAS, page 460-464. IEEE, (2022)Reliability of computing systems: From flip flops to variables., , , , and . IOLTS, page 196-198. IEEE, (2017)