( en | de | ru )

 

Disambiguation of "Veidenbaum, Alexander V."

Author of the publication

copydeleteadd this publication to your clipboard
Adapting cache line size to application behavior.

, , , , and . International Conference on Supercomputing, page 145-154. ACM, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

V Saile

V Geoffroy

V Wittwer

V Ustinov

V Adams

 

Other publications of authors with the same name

On leakage power optimization in clock tree networks for ASICs and general-purpose processors., , , , and . Sustain. Comput. Informatics Syst., 1 (1): 75-87 (2011)Guest Editor's Introduction.. Int. J. Parallel Program., 29 (5): 461-462 (2001)Brain Derived Vision Algorithm on High Performance Architectures., , , , , , and . Int. J. Parallel Program., 37 (4): 345-369 (2009)High performance annotation-aware JVM for Java cards., , , and . EMSOFT, page 52-61. ACM, (2005)Guest Editor's Introduction: Application-Specific Processors.. IEEE Micro, 24 (3): 8-9 (2004)On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors., and . J. Supercomput., 16 (3): 197-216 (2000)Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units., , , , , and . Conf. Computing Frontiers, page 297-308. ACM, (2010)Compiler-Directed Cache Management in Multiprocessors., and . Computer, 23 (6): 39-47 (1990)On the efficacy of call graph-level thread-level speculation., , , , , , , and . WOSP/SIPEW, page 247-248. ACM, (2010)Performance of a shared memory system for vector multiprocessors., and . ICS, page 315-325. ACM, (1988)