( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hierarchical Placement for Large-scale FPAA.

, , , и . FPL, стр. 421-426. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hüseyin Baskaya

Daniela Faika

Gerhard Faikosch

Faik Sami

Faik Gelisken

 

Другие публикации лиц с тем же именем

Synthesis of clock trees for Sampled-Data Analog IC blocks., , , , , , , , , и . EWDTS, стр. 1-4. IEEE Computer Society, (2013)A novel yield aware multi-objective analog circuit optimization tool., , , , и . ISCAS, стр. 2652-2655. IEEE, (2015)On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against Aging Phenomena: Sense and React., , , , и . ACM Trans. Design Autom. Electr. Syst., 24 (4): 44:1-44:22 (2019)A Verifiable High Level Data Path Synthesis Framework., , , , и . DSD, стр. 397-404. IEEE Computer Society, (2012)Semi-empirical aging model development via accelerated aging test., , , и . SMACD, стр. 1-4. IEEE, (2016)Image processing system using a programmable transform imager., , , , и . ICASSP (5), стр. 101-104. IEEE, (2005)High-Level verifiable data-path Synthesis for DSP systems., , , , и . SIU, стр. 1-4. IEEE, (2012)Hierarchical Placement for Large-scale FPAA., , , и . FPL, стр. 421-426. IEEE, (2005)Placement for large-scale floating-gate field-programable analog arrays., , , и . IEEE Trans. Very Large Scale Integr. Syst., 14 (8): 906-910 (2006)A single chip solution for text-to-speech synthesis., , и . ECCTD, стр. 449-452. IEEE, (2005)