Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization.

D. Jacquet, F. Hasbani, P. Flatresse, R. Wilson, F. Arnaud, G. Cesana, T. Gilio, C. Lecocq, T. Roy, A. Chhabra, C. Grover, O. Minez, J. Uginet, G. Durieu, C. Adobati, D. Casalotto, F. Nyer, P. Menut, A. Cathelin, I. Vongsavady, and P. Magarshack. IEEE J. Solid State Circuits, 49 (4): 812-826 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christophe Kunze

Christophe Bobda

Christophe Huber

Christophe Jung

Christophe Layer

Other publications of authors with the same name

A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization.D. Jacquet, F. Hasbani, P. Flatresse, R. Wilson, F. Arnaud, G. Cesana, T. Gilio, C. Lecocq, T. Roy, A. Chhabra and 11 other author(s). IEEE J. Solid State Circuits, 49 (4): 812-826 (2014)Multiple-pulse dynamic stability and failure analysis of low-voltage 6T-SRAM bitcells in 28nm UTBB-FDSOI.K. Akyel, L. Ciampolini, O. Thomas, B. Pelloux-Prayer, S. Kumar, P. Flatresse, C. Lecocq, and G. Ghibaudo. ISCAS, page 1452-1455. IEEE, (2013)40nm Ultra-low Leakage SRAM with Embedded Sub-threshold Analog Closed Loop System for Efficient Source Biasing of the Memory Array in Retention Mode.K. Dhori, P. Kumar, C. Lecocq, P. Urard, O. Callen, F. Cacho, M. Parra, P. Pandey, and D. Noblet. VLSID, page 216-221. IEEE, (2022)28nm FDSOI technology sub-0.6V SRAM Vmin assessment for ultra low voltage applications.R. Ranica, N. Planes, V. Huard, O. Weber, D. Noblet, D. Croain, F. Giner, S. Naudet, P. Mergault, S. Ibars and 11 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)

BibSonomy

Disambiguation of "Lecocq, Christophe"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization.

Please choose a person to relate this publication to

Christophe Kunze

Christophe Bobda

Christophe Huber

Christophe Jung

Christophe Layer

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lecocq, Christophe"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization.

Please choose a person to relate this publication to

Christophe Kunze

Christophe Bobda

Christophe Huber

Christophe Jung

Christophe Layer

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization.