( en | de | ru )

 

Disambiguation of "Gaillardon, Pierre-Emmanuel"

Author of the publication

copydeleteadd this publication to your clipboard
Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices.

, , , and . NANOARCH, page 69-74. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pierre-Emmanuel Arduin

Pierre-Emmanuel Leni

Pierre Emmanuel Ilouga

Pierre-Emmanuel Cornilleau

Emmanuel Stamou

 

Other publications of authors with the same name

A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors., , , and . VLSI-SoC (Selected Papers), volume 586 of IFIP Advances in Information and Communication Technology, page 307-322. Springer, (2019)GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment., , , , , , and . MICRO, page 334-346. ACM, (2019)Differential Power Analysis Mitigation Technique Using Three-Independent-Gate Field Effect Transistors., and . VLSI-SoC, page 107-112. IEEE, (2018)A high-performance low-power near-Vt RRAM-based FPGA., , and . FPT, page 207-214. IEEE, (2014)Smart-Redundancy With In Memory ECC Checking: Low-Power SEE-Resistant FPGA Architectures., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (8): 1204-1213 (August 2023)Extending Boolean Methods for Scalable Logic Synthesis., , , , , , and . IEEE Access, (2020)Low Latency SEU Detection in FPGA CRAM With In-Memory ECC Checking., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 2028-2036 (May 2023)Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (11): 3155-3164 (2014)Post-P&R Performance and Power Analysis for RRAM-Based FPGAs., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 639-650 (2018)Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion (Abstract Only)., , , , and . FPGA, page 262. ACM, (2015)