( en | de | ru )

 

Disambiguation of "Jha, Niraj K."

Author of the publication

copydeleteadd this publication to your clipboard
In-network coherence filtering: snoopy coherence without broadcasts.

, , and . MICRO, page 232-243. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Deepti Jha

Development of a new cell penetrating peptide: design, synthesis and applications = Entwicklung eines neuen zell-penetrierenden Peptids. Uni Tübingen, (2009)

Niraj Upadhayaya

Vandana Jha

Abhinand Jha

Susmit Jha

 

Other publications of authors with the same name

Synthesis of Fault Tolerant Architectures for Molecular Dynamics., and . ISCAS, page 247-250. IEEE, (1994)Graceful Degradation in Algorithm-Based Fault Tolerant Multiprocessor Systems., and . ISCAS, page 333-336. IEEE, (1994)Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring., and . EURO-DAC, page 350-354. IEEE Computer Society, (1990)Fully Dynamic Inference with Deep Neural Networks., , , and . CoRR, (2020)Analytical Modeling of the SMART NoC., and . IEEE Trans. Multi Scale Comput. Syst., 3 (4): 242-254 (2017)A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation., and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 533-547 (2018)A Hierarchical Inference Model for Internet-of-Things., , and . IEEE Trans. Multi Scale Comput. Syst., 4 (3): 260-271 (2018)Synthesis of Algorithm-Based Fault-Tolerant Systems from Dependence Graphs., and . IEEE Trans. Parallel Distributed Syst., 4 (8): 864-874 (1993)A BIST scheme for RTL circuits based on symbolic testabilityanalysis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (1): 111-128 (2000)A low overhead design for testability and test generation technique for core-based systems-on-a-chip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (11): 1661-1676 (1999)