( en | de | ru )

 

Disambiguation of "Pitkänen, Teemu"

Author of the publication

copydeleteadd this publication to your clipboard
Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis.

, , and . SoC, page 99-102. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mikko Pitkänen

Juha-Pekka Pitkänen

Teemu Kautonen

Teemu Räsänen

Teemu Tietje

 

Other publications of authors with the same name

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures., , and . EURASIP J. Embed. Syst., (2013)Fixed- and Floating-Point Processor Comparison for MIMO-OFDM Detector., , , and . J. Sel. Topics Signal Processing, 5 (8): 1588-1598 (2011)Transport triggered architecture to perform carrier synchronization for LTE., , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 89:1-89:15 (2014)Instruction buffer with limited control flow and loop nest support., , and . ICSAMOS, page 263-269. IEEE, (2011)Fast k-NN search., , , , , and . CoRR, (2015)Design Methodology for Offloading Software Executions to FPGA., , , , and . J. Signal Process. Syst., 65 (2): 245-259 (2011)Codesign Case Study on Transport-Triggered Architectures., , and . Handbook of Hardware/Software Codesign, (2017)Reducing processor energy consumption by compiler optimization., , , and . SiPS, page 063-068. IEEE, (2009)Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis., , and . SoC, page 99-102. IEEE, (2010)Low-power application-specific processor for FFT computations., and . ICASSP, page 593-596. IEEE, (2009)