( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.

, , , , , и . ISCA, стр. 575-586. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shouyi Zhang

Shouyi Zhang

Lu Yin

Renfu Yin

Li Yin

 

Другие публикации лиц с тем же именем

Battery aware tasks allocating algorithm for multi-battery operated system., , , и . APCCAS, стр. 875-878. IEEE, (2010)Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms., , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)A reconfigurable multi-processor SoC for media applications., , , , , и . ISCAS, стр. 2011-2014. IEEE, (2010)A high efficient baseband transceiver for IEEE 802.15.4 LR-WPAN systems., , , , и . ASICON, стр. 224-227. IEEE, (2011)Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM., , и . DAC, стр. 84:1-84:6. ACM, (2017)Efficient memory partitioning for parallel data access in multidimensional arrays., , , , и . DAC, стр. 160:1-160:6. ACM, (2015)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , и . Sci. China Inf. Sci., 57 (12): 1-14 (2014)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only)., , , , и . FPGA, стр. 270. ACM, (2015)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS., , , , , , и . VLSI Circuits, стр. 37-38. IEEE, (2018)Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation., , , , , , и . ISSCC, стр. 394-396. IEEE, (2019)