( en | de | ru )

 

Disambiguation of "Villarrubia, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.

, , , , , and . DAC, page 453-458. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Victoria Villarrubia

Christian Paul

Jean Paul

Carsten Paulus

Christian Pauls

 

Other publications of authors with the same name

Benchmarking for large-scale placement and beyond., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (4): 472-487 (2004)A semi-persistent clustering technique for VLSI circuit placement., , , , and . ISPD, page 200-207. ACM, (2005)True crosstalk aware incremental placement with noise map., , and . ICCAD, page 402-409. IEEE Computer Society / ACM, (2004)A Fast Hierarchical Quadratic Placement Algorithm., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (4): 678-691 (2006)Transformational Placement and Synthesis., , , , , , and . DATE, page 194-201. IEEE Computer Society / ACM, (2000)RQL: Global Placement via Relaxed Quadratic Spreading and Linearization., , , , , and . DAC, page 453-458. IEEE, (2007)A Practical Methodology for Early Buffer and Wire Resource Allocation., , , and . DAC, page 189-194. ACM, (2001)"Timing closure by design, " a high frequency microprocessor design methodology., , , , , , , , , and 7 other author(s). DAC, page 712-717. ACM, (2000)A practical methodology for early buffer and wire resource allocation., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (5): 573-583 (2003)An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessors., and . ICCD, page 206-210. IEEE Computer Society, (1997)