Author of the publication

A 5MHz BW 70.7dB SNDR noise-shaped two-step quantizer based ΔΣ ADC.

, , and . VLSIC, page 162-163. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Domino-Logic-Based ADC for Digital Synthesis., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (11): 744-747 (2011)A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 269-275 (2004)Continuous-time filter design optimized for reduced die area., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (3): 105-110 (2004)The Analysis and Application of Redundant Multistage ADC Resolution Improvements Through PDF Residue Shaping., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1733-1742 (2012)Ring Amplifiers for Switched Capacitor Circuits., , , , , and . IEEE J. Solid State Circuits, 47 (12): 2928-2942 (2012)A Sub-Picosecond Resolution 0.5-1.5 GHz Digital-to-Phase Converter., , , and . IEEE J. Solid State Circuits, 43 (2): 414-424 (2008)A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique With a Scheme to Cancel the Effect of Signal Dependent Kickback., , , , , , and . IEEE J. Solid State Circuits, 44 (9): 2392-2401 (2009)Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC., , , , , , and . IEEE J. Solid State Circuits, 45 (4): 719-730 (2010)Sensitivity Analysis for Oscillators., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1521-1534 (2008)A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique., and . IEEE J. Solid State Circuits, 39 (9): 1468-1476 (2004)