Author of the publication

On optimal extraction of combinational logic and don't care sets from hardware description languages.

, , , , and . ICCAD, page 308-311. IEEE Computer Society, (1989)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Adapting an industrial memory BIST solution for testing CAMs., , , , , , , and . ITC-Asia, page 112-117. IEEE, (2017)Maximizing Stress Coverage by Novel DFT Techniques and Relaxed Timing Closure., , , , , and . ITC, page 56-59. IEEE, (2023)Multiplier Evolution: A Family of Multiplier VLSI Implementations., , and . Comput. J., 51 (5): 585-594 (2008)Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs., , , , , , , , , and 3 other author(s). ITC, page 1-10. IEEE, (2020)On optimal extraction of combinational logic and don't care sets from hardware description languages., , , , and . ICCAD, page 308-311. IEEE Computer Society, (1989)Multiplier Evolution: A Family of Multiplier VLSI Implementations., and . Comput. J., 51 (5): 585-594 (2008)The implementation of the Itanium 2 microprocessor., , , , , and . IEEE J. Solid State Circuits, 37 (11): 1448-1460 (2002)Lessons from at-speed scan deployment on an Intel® Itanium® microprocessor., , , , and . ITC, page 526-535. IEEE Computer Society, (2010)