( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Level Debugging and Verification for FPGA-Based Multicore Architectures.

, , и . FCCM, стр. 135-142. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Eligio Abella

Eligio Abella

Eligio Abella

Eligio Abella

Donata Orioli

 

Другие публикации лиц с тем же именем

High-Level Debugging and Verification for FPGA-Based Multicore Architectures., , и . FCCM, стр. 135-142. IEEE Computer Society, (2015)Hardware Acceleration for Query Processing: Leveraging FPGAs, CPUs, and Memory., , , , , , и . Comput. Sci. Eng., 18 (1): 80-87 (2016)Bluespec SystemVerilog., и . FPGAs for Software Programmers, Springer, (2016)HATCH: Hash Table Caching in Hardware for Efficient Relational Join on FPGA., , и . FCCM, стр. 163. IEEE Computer Society, (2015)SABES: Statistical Available Bandwidth EStimation from passive TCP measurements., , , , , и . Networking, стр. 743-748. IEEE, (2020)AxleDB: A novel programmable query processing platform on FPGA., , , , и . Microprocess. Microsystems, (2017)Accelerating Hash-Based Query Processing Operations on FPGAs by a Hash Table Caching Technique., , , , и . CARLA, том 697 из Communications in Computer and Information Science, стр. 131-145. (2016)Architectural Analysis of FPGA Technology Impact., и . CoRR, (2020)Multicore architecture prototyping on reconfigurable devices.. Polytechnic University of Catalonia, Spain, (2016)Improving TCP Performance and Reducing Self-Induced Congestion with Receive Window Modulation., , , , , , и . ICCCN, стр. 1-6. IEEE, (2019)