( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Metrics-to-Methods: Decisive Reverse Engineering Metrics for Resilient Logic Locking.

, , , и . ACM Great Lakes Symposium on VLSI, стр. 685-690. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Esfandiar Kimiai

Azar Djalali

Kamal Azar

Azar Ahanchi

Kianusch Kimiai

 

Другие публикации лиц с тем же именем

Warm Up before Circuit De-obfuscation? An Exploration through Bounded-Model-Checkers., , , и . HOST, стр. 13-16. IEEE, (2022)Threats on Logic Locking: A Decade Later., , , и . ACM Great Lakes Symposium on VLSI, стр. 471-476. ACM, (2019)Metrics-to-Methods: Decisive Reverse Engineering Metrics for Resilient Logic Locking., , , и . ACM Great Lakes Symposium on VLSI, стр. 685-690. ACM, (2023)Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration., , , , , , , , , и . IEEE Access, (2024)SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption., , , и . ISVLSI, стр. 153-159. IEEE, (2020)ExTru: A Lightweight, Fast, and Secure Expirable Trust for the Internet of Things., , , , и . CoRR, (2020)From Cryptography to Logic Locking: A Survey on the Architecture Evolution of Secure Scan Chains., , , и . IEEE Access, (2021)DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture., , и . IEEE Trans. Computers, 67 (2): 208-221 (2018)SoCFuzzer: SoC Vulnerability Detection using Cost Function enabled Fuzz Testing., , , , , и . DATE, стр. 1-6. IEEE, (2023)TaintFuzzer: SoC Security Verification using Taint Inference-enabled Fuzzing., , , , , и . ICCAD, стр. 1-9. IEEE, (2023)