( en | de | ru )

 

Disambiguation of "Najibi, Mehrdad"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (10): 1931-1935 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mehrdad Babazadeh

Mehrdad Sobhani

Mehrdad Babazadeh

Mehrdad Maneshkarimi

Mehrdad Niaparast

 

Other publications of authors with the same name

A Fast and Accurate Power Estimation Methodology for QDI Asynchronous Circuits., , , and . PATMOS, volume 4644 of Lecture Notes in Computer Science, page 463-473. Springer, (2007)An EDA tool for implementation of low power and secure crypto-chips., , and . Comput. Electr. Eng., 35 (2): 244-257 (2009)Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques., , and . CSICC, volume 6 of Communications in Computer and Information Science, page 951-954. (2008)Performance Evaluation of Asynchronous Circuits with Choice Using Abstract Probabilistic Timed Petri Nets., , and . ISVLSI, page 422-427. IEEE Computer Society, (2007)An asynchronous fpga logic cell implementation., , and . ACM Great Lakes Symposium on VLSI, page 176-179. ACM, (2007)Integrated Fanout Optimization and Slack Matching of Asynchronous Circuits., and . ASYNC, page 69-76. IEEE Computer Society, (2014)Slack matching mode-based asynchronous circuits for average-case performance., and . ICCAD, page 219-225. IEEE, (2013)Automatic Generation of Globally Asynchronous Locally Synchronous Wrapper Circuits., , and . Int. J. Comput. Their Appl., 15 (4): 274-282 (2008)Using standard asic back-end for qdi asynchronous circuits: dealing with isochronic fork constraint., , and . ACM Great Lakes Symposium on VLSI, page 299-304. ACM, (2007)Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading., and . ISVLSI, page 507-510. IEEE Computer Society, (2008)