( en | de | ru )

 

Disambiguation of "García-Valderas, Mario"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic Insertion.

, , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1057-1061. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luisa García García

Julio Abraham García García

Guillermo García

José García

Ana García

 

Other publications of authors with the same name

Evaluating the Effectiveness of a Software-Based Technique Under SEEs Using FPGA-Based Fault Injection Approach., , , , , , , , and . J. Electron. Test., 28 (6): 777-789 (2012)Design Space Analysis for a Digital Lock-In Amplifier for Infrared Gas Sensor Signal Acquisition., , and . DCIS, page 1-6. IEEE, (2023)Techniques for Fast Transient Fault Grading Based on Autonomous Emulation., , , and . DATE, page 308-309. IEEE Computer Society, (2005)In-depth analysis of digital circuits against soft errors for selective hardening., , , and . IOLTS, page 144-149. IEEE Computer Society, (2009)A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors., , , and . IOLTS, page 101-106. IEEE Computer Society, (2007)Smart Hardening for Round-based Encryption Algorithms: Application to Advanced Encryption Standard., , , , , and . IOLTS, page 167-168. IEEE Computer Society, (2008)Logic masking for SET Mitigation Using Approximate Logic Circuits., , , and . IOLTS, page 176-181. IEEE Computer Society, (2012)An on-line fault detection technique based on embedded debug features., , , , , and . IOLTS, page 167-172. IEEE Computer Society, (2010)An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation., , , and . FPL, page 397-402. IEEE, (2005)Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures., , , and . IEEE Trans. Dependable Secur. Comput., 8 (2): 308-314 (2011)