Author of the publication

Configurable Image Rectification and Disparity Refinement for Stereo Vision.

, , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 3973-3977 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Compact Hardware Architecture for Bilateral Filter With the Combination of Approximate Computing and Look-Up Table., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3324-3328 (2022)Asynchronous Double-Frame-Exposure Binocular-Camera With Pixel-Level Pipeline Architecture for High-Speed Motion Tracking., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2967-2971 (2022)A Spatio-Temporal Video Denoising Co-Processor With Adaptive Codec., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (11): 4223-4234 (November 2023)Configurable Image Rectification and Disparity Refinement for Stereo Vision., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 3973-3977 (2022)A Pseudo 943 million Frames Per Rate High-Speed Camera with Asynchronous Double-Frame Exposure for Motion Estimation., , , , , and . ICTA, page 103-104. IEEE, (2021)Real-Time FPGA-Based Binocular Stereo Vision System with Semi-Global Matching Algorithm., , , , , , , , , and . SoCC, page 158-163. IEEE, (2021)Efficient VLSI Architecture for Edge Sensing Anti-Aliasing Demosaicing., , , , , , and . ICTA, page 105-106. IEEE, (2021)A 139 fps pixel-level pipelined binocular stereo vision accelerator with region-optimized semi-global matching., , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)