( en | de | ru )

 

Disambiguation of "Leenstra, Jens"

Author of the publication

copydeleteadd this publication to your clipboard
BIST Power Reduction Using Scan-Chain Disable in the Cell Processor.

, , , and . ITC, page 1-8. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jörg Jensen

Ute Jensen

Cornelia Jensen

Ingeborg Jensen

Gerd Jensen

 

Other publications of authors with the same name

Scan chain clustering for test power reduction., , , , , and . DAC, page 828-833. ACM, (2008)BIST Power Reduction Using Scan-Chain Disable in the Cell Processor., , , and . ITC, page 1-8. IEEE Computer Society, (2006)Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI., , , , , , , , , and 19 other author(s). IBM J. Res. Dev., 51 (5): 529-544 (2007)Issues in the test of artificial neural networks., , , and . ICCD, page 487-490. IEEE, (1989)Hierarchical test assembly for macro based VLSI design., and . ITC, page 520-529. IEEE Computer Society, (1990)A 1.8-GHz instruction window buffer for an out-of-order microprocessor core., , , , , and . IEEE J. Solid State Circuits, 36 (11): 1628-1635 (2001)Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process., , and . J. Low Power Electron., 3 (1): 54-59 (2007)On structured gate forest VLSI design., , , , and . Microprocessing and Microprogramming, 27 (1-5): 785-792 (1989)POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 46 (1): 145-161 (2011)Custom circuit design as a driver of microprocessor performance., , , , , , and . IBM J. Res. Dev., 44 (6): 799-822 (2000)