Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining.

Y. Dou, J. Xu, and G. Wu. ARC, volume 4419 of Lecture Notes in Computer Science, page 155-166. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jinglan Wu

Recovery of citric acid from fermentation broth using simulated moving bed technology: = Reinigung von Zitronensäure aus Fermentationslösung durch kontinuierliche ChromatographieJ. Wu. Uni Erlangen-Nürnberg, (2009)

Yinghua Wu

Jinjin Wu

Changzhu Wu

Haiyan Wu

Other publications of authors with the same name

Automatic synthesis of processor arrays with local memories on FPGAs.G. Wu, Y. Dou, and M. Wang. FPT, page 249-252. IEEE, (2010)Instruction Selection for Subword Level Parallelism Optimizations for Application Specific Instruction Processors.M. Wang, G. Wu, and Z. Wang. ISPA, volume 4742 of Lecture Notes in Computer Science, page 946-957. Springer, (2007)Topgun: An ECC Accelerator for Private Set Intersection.G. Wu, Q. He, J. Jiang, Z. Zhang, Y. Zhao, Y. Zou, J. Zhang, C. Wei, Y. Yan, and H. Zhang. ACM Trans. Reconfigurable Technol. Syst., 16 (4): 52:1-52:30 (December 2023)A High Performance and Memory Efficient LU Decomposer on FPGAs.G. Wu, Y. Dou, J. Sun, and G. Peterson. IEEE Trans. Computers, 61 (3): 366-378 (2012)High performance and memory efficient implementation of matrix multiplication on FPGAs.G. Wu, Y. Dou, and M. Wang. FPT, page 134-137. IEEE, (2010)High-Performance Architecture for the Conjugate Gradient Solver on FPGAs.G. Wu, X. Xie, Y. Dou, and M. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 60-II (11): 791-795 (2013)A coarse-grained reconfigurable computing architecture with loop self-pipelining.Y. Dou, G. Wu, J. Xu, and X. Zhou. Sci. China Ser. F Inf. Sci., 52 (4): 575-587 (2009)FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing.Y. Dou, Y. Lei, G. Wu, S. Guo, J. Zhou, and L. Shen. ICS, page 325-336. ACM, (2010)The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining.Y. Dou, J. Xu, and G. Wu. ARC, volume 4419 of Lecture Notes in Computer Science, page 155-166. Springer, (2007)Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining.J. Xu, G. Wu, Y. Dou, and Y. Dong. Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 567-573. Springer, (2006)

BibSonomy

Disambiguation of "Wu, Guiming"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining.

Please choose a person to relate this publication to

Jinglan Wu

Yinghua Wu

Jinjin Wu

Changzhu Wu

Haiyan Wu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wu, Guiming"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining.

Please choose a person to relate this publication to

Jinglan Wu

Yinghua Wu

Jinjin Wu

Changzhu Wu

Haiyan Wu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining.