( en | de | ru )

 

Disambiguation of "Kumar, Raghavan"

Author of the publication

copydeleteadd this publication to your clipboard
A Microwatt-Class Always-On Sensor Fusion Engine Featuring Ultra-Low-Power AOI Clocked Circuits in 14nm CMOS.

, , , , , , , , , , and . VLSI Circuits, page 50-. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raghavan Vallur

Sarada Raghavan

Raghavan Chinnadurai

Podiyanachari Santhosh Kumar

Rohini Kumar

 

Other publications of authors with the same name

An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1074-1085 (2019)A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 56 (4): 1082-1092 (2021)A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 56 (4): 1141-1151 (2021)Side-Channel Assisted Modeling Attacks on Feed-Forward Arbiter PUFs Using Silicon Data., and . RFIDSec, volume 9440 of Lecture Notes in Computer Science, page 53-67. Springer, (2015)On Manufacturing Aware Physical Design to Improve the Uniqueness of Silicon-Based Physically Unclonable Functions., , and . VLSID, page 381-386. IEEE Computer Society, (2014)Hybrid modeling attacks on current-based PUFs., and . ICCD, page 493-496. IEEE Computer Society, (2014)On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators., , and . ISVLSI, page 165-170. IEEE Computer Society, (2012)On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors., , and . ISVLSI, page 120-125. IEEE Computer Society, (2012)Low-Clock-Power Digital Standard Cell IPs for High-Performance Graphics/AI Processors in 10nm CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)A 100Gbps Fault-Injection Attack Resistant AES-256 Engine with 99.1-to-99.99% Error Coverage in Intel 4 CMOS., , , , , and . ISSCC, page 244-245. IEEE, (2023)