( en | de | ru )

 

Disambiguation of "Li, Qing'an"

Author of the publication

copydeleteadd this publication to your clipboard
Register allocation for hybrid register architecture in nonvolatile processors.

, , , , , and . ISCAS, page 1050-1053. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Li Li

Li Li

Li Li

Li Li

Li Li

 

Other publications of authors with the same name

A Heuristic Algorithm for optimizing Page Selection Instructions, , , , and . CoRR, (2010)Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache., , , and . LCTES, page 109-118. ACM, (2012)A Spatial-Temporal Graph Attention Network for Multi-intersection Traffic Light Control., , , , , and . IJCNN, page 1-8. IEEE, (2021)Minimizing code size via page selection optimization on partitioned memory architectures., , , , and . CASES, page 12:1-12:10. IEEE, (2013)Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems., , , , and . IEEE Trans. Computers, 65 (7): 2313-2324 (2016)Game Model Based Register Allocation., , , and . ICAIC (4), volume 227 of Communications in Computer and Information Science, page 268-273. Springer, (2011)Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM., , and . DAC, page 106:1-106:6. ACM, (2014)Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (3): 329-342 (2014)Integer Promotion Elimination on Abstract Syntax Tree., , , , and . CIT, page 2367-2372. IEEE Computer Society, (2010)Minimizing Schedule Length via Cooperative Register Allocation and Loop Scheduling for Embedded Systems., , and . TrustCom, page 1038-1044. IEEE Computer Society, (2011)