( en | de | ru )

 

Disambiguation of "Xue, Chun Jason"

Author of the publication

copydeleteadd this publication to your clipboard
Register allocation for hybrid register architecture in nonvolatile processors.

, , , , , and . ISCAS, page 1050-1053. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xue Xue Zhang

Ian Jason

Cheng Xue

Jia Xue

Min Xue

 

Other publications of authors with the same name

Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems., , , , and . IEEE Trans. Computers, 65 (7): 2313-2324 (2016)Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory., , , and . ISLPED, page 75-80. ACM, (2014)Computation and data transfer co-scheduling for interconnection bus minimization., , , and . ASP-DAC, page 311-316. IEEE, (2009)WUCC: Joint WCET and Update Conscious Compilation for cyber-physical systems., , and . ASP-DAC, page 65-70. IEEE, (2013)Sleep-aware mode assignment in wireless embedded systems., , and . J. Parallel Distributed Comput., 71 (7): 1002-1010 (2011)Loop fusion and reordering for register file optimization on stream processors., , , and . J. Syst. Softw., 85 (7): 1673-1681 (2012)Algorithms to Minimize Data Transfer for Code Update on Wireless Sensor Network., , , , and . J. Signal Process. Syst., 71 (2): 143-157 (2013)Variable Length Pattern Matching for Hardware Network Intrusion Detection System., , , and . J. Signal Process. Syst., 59 (1): 85-93 (2010)Optimizing scheduling and intercluster connection for application-specific DSP processors., , , and . IEEE Trans. Signal Process., 57 (11): 4538-4547 (2009)Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors., , , , , , and . SAC, page 1710-1716. ACM, (2016)