( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Novel, Variable Resolution Flash ADC with Sub Flash Architecture.

, , , и . ISVLSI, стр. 434-435. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

n n n

Sharmila Muthukrishnan

Kavitha Muthukrishnan

n AÊ¿w n

N -L N Nguyen

 

Другие публикации лиц с тем же именем

Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs., , , , , , , и . VLSI Design, стр. 280-285. IEEE Computer Society, (2012)A Prefix Based Reconfigurable Adder., , , , , и . ISVLSI, стр. 349-350. IEEE Computer Society, (2011)A Novel, Variable Resolution Flash ADC with Sub Flash Architecture., , , и . ISVLSI, стр. 434-435. IEEE Computer Society, (2010)A low power, variable resolution two-step flash ADC., , , , и . ACM Great Lakes Symposium on VLSI, стр. 39-44. ACM, (2010)Comparison of Voltage Charging Techniques to Increase the Life of Lead Acid Batteries., , , и . iSES, стр. 279-284. IEEE, (2018)A Modified Twin Precision Multiplier with 2D Bypassing Technique., , , , и . ISED, стр. 102-106. IEEE, (2012)Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders., , , , , и . ISVLSI, стр. 225-230. IEEE Computer Society, (2012)A Reconfigurable INC/DEC/2's Complement/Priority Encoder Circuit with Improved Decision Block., , , , , и . ISED, стр. 100-105. IEEE Computer Society, (2011)Low power, variable resolution pipelined analog to Digital converter with sub flash architecture., , , , и . APCCAS, стр. 204-207. IEEE, (2010)A Multiple-Bandwidth 10-bit SAR Analog to Digital Converter., , , , и . ISED, стр. 24-29. IEEE Computer Society, (2011)