From post

Thrill-K Architecture: Towards a Solution to the Problem of Knowledge Based Understanding.

, , , , , , и . AGI, том 13539 из Lecture Notes in Computer Science, стр. 404-412. Springer, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Bug localization techniques for effective post-silicon validation., , , и . ASP-DAC, стр. 291. IEEE, (2012)FPGA family composition and effects of specialized blocks., , и . FPL, стр. 101-106. IEEE, (2008)Statistical static timing analysis: how simple can we get?, , , , , , и . DAC, стр. 652-657. ACM, (2005)A Holistic Formulation for System Margining and Jitter Tolerance Optimization in Industrial Post-Silicon Validation., , , , , , и . IEEE Trans. Emerg. Top. Comput., 8 (2): 453-463 (2020)Direct optimization of a PCI express link equalization in industrial post-silicon validation., , , и . LATS, стр. 1-6. IEEE, (2018)A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (2): 181-190 (2016)Fusing Temporal Graphs into Transformers for Time-Sensitive Question Answering., , , и . EMNLP (Findings), стр. 948-966. Association for Computational Linguistics, (2023)Thrill-K Architecture: Towards a Solution to the Problem of Knowledge Based Understanding., , , , , , и . AGI, том 13539 из Lecture Notes in Computer Science, стр. 404-412. Springer, (2022)Post-silicon validation challenges: how EDA and academia can help., , и . DAC, стр. 3-7. ACM, (2010)Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 733-740 (2019)