Author of the publication

MFAST: a single chip highly parallel image processing architecture.

, , , and . ICIP, page 69-72. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An introduction to an array memory processor for application specific acceleration., and . HPEC, page 1-7. IEEE, (2017)A neuro-emulator with learning and virtual emulation capabilities., , , , and . ICNN, page 1355-1360. IEEE, (1996)Spin: the Sequential Pipelined Neuroemulator., , and . Int. J. Artif. Intell. Tools, 2 (1): 117-132 (1993)Indirect VLIW memory allocation for the ManArray multiprocessor DSP., and . SIGARCH Comput. Archit. News, 31 (1): 69-74 (2003)ManArray Processor Interconnection Network: An Introduction., , and . Euro-Par, volume 1685 of Lecture Notes in Computer Science, page 761-765. Springer, (1999)Architectural simulation system for M.f.a.s.t., and . Annual Simulation Symposium, page 221-. IEEE Computer Society, (1996)A look inside the learning process of neural networks., , , and . Complex., 5 (6): 34-38 (2000)The Sum-Absolute-Difference Motion Estimation Accelerato., , , and . EUROMICRO, page 20559-20566. IEEE Computer Society, (1998)A Neuro-Architecture with Embedded Learning., , , , and . Parallel and Distributed Computing and Systems, page 103-106. IASTED/ACTA Press, (1995)A neuro-emulator with embedded capabilities for generalized learning., , , and . J. Syst. Archit., 45 (14): 1219-1243 (1999)