Author of the publication

Wafer-Level Characterization of Probecards using NAC Probing.

, , , , and . ITC, page 1-9. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture., , , , , , , , , and 5 other author(s). ISSCC, page 128-129. IEEE, (2009)A line inversion-based stepwise data driving for low-power mobile TFT-LCDs., , , and . IEEE Trans. Consumer Electronics, 56 (2): 1002-1009 (2010)A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 47 (4): 981-989 (2012)A 512 Mb Two-Channel Mobile DRAM (OneDRAM) With Shared Memory Array., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 43 (11): 2381-2389 (2008)A DFE Receiver With Equalized VREF for Multidrop Single-Ended Signaling., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (7): 412-416 (2013)Conditional-capture flip-flop for statistical power reduction., , and . IEEE J. Solid State Circuits, 36 (8): 1263-1271 (2001)A slew rate-controlled output driver having a constant transition time over the variations of process, voltage and temperature., , , , , and . CICC, page 231-234. IEEE, (2005)A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel., , , , , , , and . CICC, page 1-4. IEEE, (2010)A 5-Gbit/s CDR circuit with 1.4 mW multi-PFD phase rotating PLL., , , and . IEICE Electron. Express, 11 (24): 20140828 (2014)Blind-oversampling adaptive oversample-level DFE receiver for unsynchronized global on-chip serial links., , and . IEICE Electron. Express, 10 (9): 20120830 (2013)