Author of the publication

Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.

, , , and . DAC, page 68-71. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures., , , and . DAC, page 81:1-81:6. ACM, (2018)Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors., and . CODES+ISSS, page 129-136. ACM, (2009)Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers., , and . NOCS, page 1-4. IEEE, (2016)Message from the HCW General Chair.. IPDPS Workshops, page 3. IEEE, (2019)SLAM: High Performance and Energy Efficient Hybrid Last Level Cache Architecture for Multicore Embedded Systems., and . ICESS, page 1-7. IEEE, (2019)Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures., and . ISQED, page 63-68. IEEE, (2016)POSEIDON: A framework for application-specific Network-on-Chip synthesis for heterogeneous chip multiprocessors., , and . ISQED, page 182-188. IEEE, (2011)RAPID: Memory-Aware NoC for Latency Optimized GPGPU Architectures., and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 874-887 (2018)3D-ProWiz: An Energy-Efficient and Optically-Interfaced 3D DRAM Architecture with Reduced Data Access Overhead., and . IEEE Trans. Multi Scale Comput. Syst., 1 (3): 168-184 (2015)Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications., , , , , , , and . Des. Autom. Embed. Syst., 11 (2-3): 119-140 (2007)