( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.

, , , и . DAC, стр. 68-71. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudeep Kamath

Sudeep Sahadevan

Sudeep Pillai

 

Другие публикации лиц с тем же именем

Message from the HCW General Chair.. IPDPS Workshops, стр. 3. IEEE, (2019)POSEIDON: A framework for application-specific Network-on-Chip synthesis for heterogeneous chip multiprocessors., , и . ISQED, стр. 182-188. IEEE, (2011)Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures., и . ISQED, стр. 63-68. IEEE, (2016)HELIX: Design and synthesis of hybrid nanophotonic application-specific network-on-chip architectures., и . ISQED, стр. 91-98. IEEE, (2014)VISION: a framework for voltage island aware synthesis of interconnection networks-on-chip., и . ACM Great Lakes Symposium on VLSI, стр. 31-36. ACM, (2011)Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency., , , и . DAC, стр. 68-71. ACM, (2008)SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures., , , и . DAC, стр. 81:1-81:6. ACM, (2018)Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors., и . CODES+ISSS, стр. 129-136. ACM, (2009)Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers., , и . NOCS, стр. 1-4. IEEE, (2016)SLAM: High Performance and Energy Efficient Hybrid Last Level Cache Architecture for Multicore Embedded Systems., и . ICESS, стр. 1-7. IEEE, (2019)