( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Area-Aware Design of Static CMOS Complex Gates.

, , , , и . NEWCAS, стр. 282-286. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

António Marques

Ricardo Marques

Miguel Marques

Nicolas Marques

Euro Marques

 

Другие публикации лиц с тем же именем

Fast disjoint transistor networks from BDDs., , , , , и . SBCCI, стр. 137-142. ACM, (2006)Post-processing of supergate networks aiming cell layout optimization., , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling., , и . ACM Trans. Design Autom. Electr. Syst., 26 (2): 9:1-9:38 (2021)Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding., , , , и . MWSCAS, стр. 1-4. IEEE, (2016)Transistor-level optimization of CMOS complex gates., , , , , и . LASCAS, стр. 1-4. IEEE, (2013)Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy., , , , , и . SBCCI, стр. 95-100. IEEE Computer Society, (2002)Exploring Independent Gates in FinFET-Based Transistor Network Generation., , , , и . SBCCI, стр. 41:1-41:6. ACM, (2014)Improving the methodology to build non-series-parallel transistor arrangements., , , , , и . SBCCI, стр. 1-6. IEEE, (2013)Performance and Energy Consumption Analysis of Embedded Applications Based on Android Platform., , , , и . SBESC, стр. 59-64. IEEE Computer Society, (2012)Transistor Count Optimization in IG FinFET Network Design., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (9): 1483-1496 (2017)