( en | de | ru )

 

Disambiguation of "Fedeli, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
An error simulation based approach to measure error coverage of formal properties.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 53-58. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cosimo Fedeli

Andrea Witzenrath

Risikofaktoren für abdominelle Komplikationen nach kardiopulmonalem Bypass. Uni Erlangen-Nürnberg, (2009)

Andrea Rottach

Analysis of the cell cycle dependent dynamics of Dnmt1 and Np95 in living cells. Uni München, (2009)

Andrea Hruby

Die MAPKKK Bck1p des Zellwand-Integritätssignalwegs in der Bäckerhefe Saccharomyces cerevisiae. Uni Münster, (2009)

Michaela Andrea Fingas

Resultate nach radikaler Prostatektomie bei Patienten mit einem Prostatakarzinom Gleason 7-10. Uni Marburg, (2009)
 

Other publications of authors with the same name

Specification and Simulation of Real Time Concurrent Systems Using Standard SDL Tools., , and . SDL Forum, volume 2708 of Lecture Notes in Computer Science, page 203-217. Springer, (2003)An error simulation based approach to measure error coverage of formal properties., , , , , and . ACM Great Lakes Symposium on VLSI, page 53-58. ACM, (2002)On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling., , and . MTV, page 127-132. IEEE Computer Society, (2005)Concrete Impact of Formal Verification on Quality in IP Design and Implementation., , , and . ISQED, page 38-43. IEEE Computer Society, (2001)A Verification Methodology for Reconfigurable Systems., , , , , , , and . MTV, page 85-90. IEEE Computer Society, (2004)On the Use of a High-Level Fault Model to Check Properties Incompleteness., , , , and . MEMOCODE, page 145-152. IEEE Computer Society, (2003)Hybrid, Incremental Assertion-Based Verification for TLM Design Flows., , , and . IEEE Des. Test Comput., 24 (2): 140-152 (2007)Properties Incompleteness Evaluation by Functional Verification., , and . IEEE Trans. Computers, 56 (4): 528-544 (2007)Timed State Space Analysis of Real-Time Preemptive Systems., , , and . IEEE Trans. Software Eng., 30 (2): 97-111 (2004)Modeling Flexible Real Time Systems with Preemptive Time Petri Nets., , , and . ECRTS, page 279-286. IEEE Computer Society, (2003)