( en | de | ru )

 

Disambiguation of "Paul, Rourab"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Method for Soft Error Mitigation in FPGA Using Modified Matrix Code.

, , , , and . IEEE Embed. Syst. Lett., 8 (4): 65-68 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Katarina Paulsson

Surajit Paul

Christina Paulus

Stephan Paul

Jan Paul

 

Other publications of authors with the same name

A Novel Method for Soft Error Mitigation in FPGA using Adaptive Cross Parity Code., , , , and . CoRR, (2015)Hardware Implementation of four byte per clock RC4 algorithm., , and . CoRR, (2014)The Blockchain Based Auditor on Secret key Life Cycle in Reconfigurable Platform., , , and . CoRR, (2020)Fault Matters: Sensor data fusion for detection of faults using Dempster-Shafer theory of evidence in IoT-based applications., , , , and . Expert Syst. Appl., (2020)Partitioned security processor architecture on FPGA platform., and . IET Comput. Digit. Tech., 12 (5): 216-226 (2018)CTB-PKI: Clustering and Trust Enabled Blockchain Based PKI System for Efficient Communication in P2P Network., , , , and . IEEE Access, (2022)Multi core SSL/TLS security processor architecture and its FPGA prototype design with automated preferential algorithm., , and . Microprocess. Microsystems, (2016)Performance Evaluation of ECC in Single and Multi Processor Architectures on FPGA Based Embedded System., , , and . CoRR, (2014)Multi Core SSL/TLS Security Processor Architecture Prototype Design with automated Preferential Algorithm in FPGA., , and . CoRR, (2014)Accelerating More Secure RC4 : Implementation of Seven FPGA Designs in Stages upto 8 byte per clock., , , and . CoRR, (2016)