Author of the publication

A 100Gb/s quad-rate transformer-coupled injection-locking CDR circuit in 65nm CMOS.

, , , and . ISCAS, page 1950-1953. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Reconfigurable 64-Dimension K-Means Clustering Accelerator With Adaptive Overflow Control., , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (4): 760-764 (2020)Robust On-Chip Signaling by Staggered and Twisted Bundle., , and . IEEE Des. Test Comput., 26 (5): 92-104 (2009)A 60 GHz High Gain Transformer-Coupled Differential Cascode Power Amplifier in 65 nm CMOS., and . IEICE Trans. Electron., 94-C (10): 1508-1514 (2011)A Low Power V-Band CMOS Frequency Divider With Wide Locking Range and Accurate Quadrature Output Phases., , , , , , and . IEEE J. Solid State Circuits, 43 (4): 991-998 (2008)A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration., , , , , , , and . CICC, page 1-4. IEEE, (2012)RF/wireless interconnect for inter- and intra-chip communications., , , , and . Proc. IEEE, 89 (4): 456-466 (2001)A 2-GS/s 3-bit ΔΣ-modulated DAC with tunable bandpass mismatch shaping., , , and . IEEE J. Solid State Circuits, 40 (3): 603-610 (2005)RF-Interconnect for Future Network-On-Chip., , , , and . Low Power Networks-on-Chip, Springer, (2011)Digital PLL for phase noise cancellation in ring oscillator-based I/Q receivers., , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)CMOS receivers for active and passive mm-wave imaging., , and . IEEE Communications Magazine, 49 (10): 190-198 (2011)