Author of the publication

Correction to Ä Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation".

, , , , , and . IEEE J. Solid State Circuits, 46 (3): 705 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance., , , , , , , and . IEEE J. Solid State Circuits, 44 (1): 32-48 (2009)Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance., , , , , , , and . ISSCC, page 400-401. IEEE, (2008)Addressing design margins through error-tolerant circuits., , , , and . DAC, page 11-12. ACM, (2009)A 1 GHz Hardware Loop-Accelerator With Razor-Based Dynamic Adaptation for Energy-Efficient Operation., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2290-2298 (2014)Selective time borrowing for DSP pipelines with hybrid voltage control loop., , , and . ASP-DAC, page 763-768. IEEE, (2012)14.6 An all-digital power-delivery monitor for analysis of a 28nm dual-core ARM Cortex-A57 cluster., , , and . ISSCC, page 1-3. IEEE, (2015)A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , and . CICC, page 1-4. IEEE, (2013)Analysis of adaptive clocking technique for resonant supply voltage noise mitigation., , and . ISLPED, page 128-133. IEEE, (2015)A 0.6V all-digital body-coupled wakeup transceiver for IoT applications., , , , and . VLSIC, page 98-. IEEE, (2015)A low-power 1GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65nm CMOS., , and . ISSCC, page 428-429. IEEE, (2013)