Author of the publication

Bitline Charge Sharing Suppressed Bitline and Cell Supply Collapse Assists for Energy-Efficient 6T SRAM.

, , and . IEEE Access, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interface., , and . IEEE Trans. Consumer Electronics, 56 (4): 2400-2405 (2010)MTJ based non-volatile flip-flop in deep submicron technology., , , , , and . ISOCC, page 424-427. IEEE, (2011)Race-Free Mixed Serial-Parallel Comparison for Low Power Content Addressable Memory., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (3): 895-898 (2008)Comparative Study of Various Latch-Type Sense Amplifiers., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (2): 425-429 (2014)An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1361-1370 (2016)An MTJ-based non-volatile flip-flop for high-performance SoC., , , , , and . I. J. Circuit Theory and Applications, 42 (4): 394-406 (2014)Noise-aware power optimization for on-chip interconnect., , , , and . ISLPED, page 108-113. ACM, (2000)Transistor sizing for reliable domino logic design in dual threshold voltage technologies., , and . ACM Great Lakes Symposium on VLSI, page 133-138. ACM, (2001)Low-swing clock domino logic incorporating dual supply and dual threshold voltages., , and . DAC, page 467-472. ACM, (2002)STT-MRAM Sensing: A Review., , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 12-18 (2021)