( en | de | ru )

 

Disambiguation of "Jégo, Christophe"

Author of the publication

copydeleteadd this publication to your clipboard
C-based rapid prototyping for digital signal processing.

, , , , , and . EUSIPCO, page 1-4. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mathieu Jégou

Cyrille Jégourel

Roland Jégou

Arnaud Jégou

Nicolas Jégou

 

Other publications of authors with the same name

Low complexity ADMM-LP based decoding strategy for LDPC convolutional codes., , , , and . SoftCOM, page 1-5. IEEE, (2017)Comparison of different schedulings for the ADMM based LDPC decoding., , , , and . ISTC, page 51-55. IEEE, (2016)Evaluation of the hardware complexity of the ADMM approach for LDPC decoding., , , , and . WCNC, page 1-6. IEEE, (2016)Fast Design of Reliable, Flexible and High-Speed AWGN architectures with High Level Synthesis., , , and . ICECS, page 661-664. IEEE, (2018)Generation of Efficient Self-adaptive Hardware Polar Decoders Using High-Level Synthesis., , , and . SiPS, page 242-247. IEEE, (2019)Memory Requirement Reduction Method for Successive Cancellation Decoding of Polar Codes., , , and . J. Signal Process. Syst., 88 (3): 425-438 (2017)High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping., , , and . J. Signal Process. Syst., 57 (3): 349-361 (2009)Softcore Processor Optimization According to Real-Application Requirements., and . IEEE Embed. Syst. Lett., 5 (1): 4-7 (2013)Efficient architecture for Reed Solomon block turbo code., , , , and . ISCAS, IEEE, (2006)Reed-Solomon behavioral virtual component for communication systems., , , , and . ISCAS (4), page 173-176. IEEE, (2004)