( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Combining sequentialization-based verification of multi-threaded C programs with symbolic Partial Order Reduction.

, , , и . Int. J. Softw. Tools Technol. Transf., 21 (5): 545-565 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Daniel Große

Matthias Große

Wolfgang Große

Christina Große

Christian Große

 

Другие публикации лиц с тем же именем

Approximate BDD Optimization with Prioritized ε-Preferred Evolutionary Algorithm., , , и . GECCO (Companion), стр. 79-80. ACM, (2016)From Requirements and Scenarios to ESL Design in SystemC., , и . ISED, стр. 183-187. IEEE, (2012)Combining sequentialization-based verification of multi-threaded C programs with symbolic Partial Order Reduction., , , и . Int. J. Softw. Tools Technol. Transf., 21 (5): 545-565 (2019)Towards Formal Verification of Plans for Cognition-Enabled Autonomous Robotic Agents., , , , и . DSD, стр. 129-136. IEEE, (2019)Functional Coverage-Driven Characterization of RF Amplifiers., , , , и . FDL, стр. 1-8. IEEE, (2019)RVX - A Tool for Concolic Testing of Embedded Binaries Targeting RISC-V Platforms., , и . ATVA, том 12302 из Lecture Notes in Computer Science, стр. 543-549. Springer, (2020)Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime., , , и . ICCD, стр. 312-315. IEEE, (2020)RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers., , и . DAC, стр. 185. ACM, (2019)Formal verification of modular multipliers using symbolic computer algebra and boolean satisfiability., , , , и . DAC, стр. 1183-1188. ACM, (2022)Formal Verification of SUBLEQ Microcode implementing the RV32I ISA., , и . FDL, стр. 1-8. IEEE, (2022)