( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 3.5-GHz Digitally-Controlled Open-Loop Fractional-N Frequency Divider in 28-nm CMOS.

, , , , , , и . ISCAS, стр. 1-5. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ruslan Yuryev

Dmitri Antonov

Yury Postnikov

Alexei Antonov

Yury Markovskiy

 

Другие публикации лиц с тем же именем

A 20-60GHz Digitally Controlled Composite Oscillator for 5G., , , , и . NGCAS, стр. 166-169. IEEE, (2018)A 3-43ps time-delay cell for LO phase-shifting in 1.5-6.5GHz beamsteering receiver., , , , , , , , и . NEWCAS, стр. 57-60. IEEE, (2018)A Delay-Based LO Phase-Shifting Generator for a 2-5GHz Beamsteering Receiver in 28nm CMOS., , , , , , , , , и 2 other автор(ы). ESSCIRC, стр. 389-392. IEEE, (2019)Open-loop all-digital delay line with on-chip calibration via self-equalizing delays., , , и . ECCTD, стр. 1-4. IEEE, (2017)All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link transmitter., , , и . ECCTD, стр. 1-4. IEEE, (2015)Full-Duplex Wireless Transceiver Self-Interference Cancellation Through FD-SOI Buried-Gate Signaling., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2018)A charge limiting and redistribution method for delay line locking in multi-output clock generation., , и . ISCAS, стр. 1-4. IEEE, (2017)A 3.5-GHz Digitally-Controlled Open-Loop Fractional-N Frequency Divider in 28-nm CMOS., , , , , , и . ISCAS, стр. 1-5. IEEE, (2020)Wideband 3D-Printed Reflectarray of Closed-Volume Elements., , , , и . ICUMT, стр. 1-4. IEEE, (2018)A 1.5-1.9-GHz All-Digital Tri-Phasing Transmitter With an Integrated Multilevel Class-D Power Amplifier Achieving 100-MHz RF Bandwidth., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (6): 1517-1527 (2019)