( en | de | ru )

 

Disambiguation of "Iizuka, Kunihiko"

Author of the publication

copydeleteadd this publication to your clipboard
8-GHz Locking Range and 0.4-pJ Low-Energy Differential Dual-Modulus 10/11 Prescaler.

, , , and . IEICE Trans. Electron., 97-C (6): 486-494 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kunihiko Nagasawa

Hajime Iizuka

 

Other publications of authors with the same name

9dB NF and +11dBm OIP3 CMOS Single Conversion Front-End for a Satellite Low-Noise Block Down-Converter., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 97-A (1): 101-108 (2014)A parallel analog intelligent vision sensor with a variable receptive field., , and . Syst. Comput. Jpn., 30 (1): 60-69 (1999)A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications., , , , , , , , , and 7 other author(s). ISSCC, page 212-597. IEEE, (2007)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , and . IEICE Trans. Electron., 91-C (6): 854-861 (2008)A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration., , , and . IEEE J. Solid State Circuits, 41 (11): 2417-2423 (2006)Capacitively Coupled Non-Contact Probing Circuits for Membrane-Based Wafer-Level Simultaneous Testing., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 46 (10): 2386-2395 (2011)A 184 mW Fully Integrated DVB-H Tuner With a Linearized Variable Gain LNA and Quadrature Mixers Using Cross-Coupled Transconductor., , , , , , , , and . IEEE J. Solid State Circuits, 42 (4): 862-871 (2007)A Digitally Controlled Variable-Gain Low-Noise Amplifier With Strong Immunity to Interferers., , , and . IEEE J. Solid State Circuits, 42 (11): 2395-2403 (2007)Embedded anti-aliasing in switched-capacitor ladder filters., , , , and . CICC, page 13-16. IEEE, (2001)A 2-V 3.7-mW delay locked-loop using recycling integrator correlators for a 5-Mcps DS-CDMA demodulator., , , , and . CICC, page 35-38. IEEE, (2000)