Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multilayer Structure in SeAsGeSi-based OTS for High Thermal Stability and Reliability Enhancement., , , , , , , , , and 6 other author(s). ESSDERC, page 225-228. IEEE, (2022)Enhanced Thermal Confinement in Phase-Change Memory Targeting Current Reduction., , , , , , , , , and 3 other author(s). ESSDERC, page 233-236. IEEE, (2022)1S1R Sub-Threshold Operation in Crossbar Arrays for Neural Networks Hardware Implementation., , , , , , , , , and 6 other author(s). MIXDES, page 1-6. IEEE, (2023)16kbit 1T1R OxRAM arrays embedded in 28nm FDSOI technology demonstrating low BER, high endurance, and compatibility with core logic transistors., , , , , , , , , and 20 other author(s). IMW, page 1-4. IEEE, (2021)High temperature stability embedded ReRAM for 2x nm node and beyond., , , , , , , , , and 9 other author(s). IMW, page 1-4. IEEE, (2022)A novel 3D 1T1R RRAM architecture for memory-centric Hyperdimensional Computing., , , , , , , , , and . IMW, page 1-4. IEEE, (2022)Multilayer OTS Selectors Engineering for High Temperature Stability, Scalability and High Endurance., , , , , , , , , and 7 other author(s). IMW, page 1-4. IEEE, (2021)Multilayer Deposition in Phase-Change Memory for Best Endurance Performance and Reduced Bit Error Rate., , , , , , , , , and 7 other author(s). IMW, page 1-4. IEEE, (2022)Multi Level Cell Reliability in Ge-rich GeSbTe-based Phase Change Memory Arrays., , , , , , , , and . IRPS, page 1-5. IEEE, (2023)1S1R sub-threshold operation in Crossbar arrays for low power BNN inference computing., , , , , , , , , and 10 other author(s). IMW, page 1-4. IEEE, (2022)