( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO.

, , , , , , , и . ISSCC, стр. 486-488. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yasuyuki Muramatsu

Peter Chidi Okuma

 

Другие публикации лиц с тем же именем

A novel UWB impulse-radio transmitter with all-digitally-controlled pulse generator., , , , , , , , и . ESSCIRC, стр. 267-270. IEEE, (2005)A 0.45-V input on-chip gate boosted (OGB) buck converter in 40-nm CMOS with more than 90% efficiency in load range from 2µW to 50µW., , , , , , , и . VLSIC, стр. 194-195. IEEE, (2012)A 120-mV input, fully integrated dual-mode charge pump in 65-nm CMOS for thermoelectric energy harvester., , , , , , и . ASP-DAC, стр. 469-470. IEEE, (2012)Single-Chip 3072-Element-Channel Transceiver/128-Subarray-Channel 2-D Array IC With Analog RX and All-Digital TX Beamformer for Echocardiography., , , , , , , , , и 4 other автор(ы). IEEE J. Solid State Circuits, 54 (9): 2555-2567 (2019)A 95mV-startup step-up converter with Vth-tuned oscillator by fixed-charge programming and capacitor pass-on scheme., , , , , , , , и . ISSCC, стр. 216-218. IEEE, (2011)A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting., , , , , , и . A-SSCC, стр. 33-36. IEEE, (2011)A low voltage buck DC-DC converter using on-chip gate boost technique in 40nm CMOS., , , , , , , и . ASP-DAC, стр. 109-110. IEEE, (2013)0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS., , , , , , , и . CICC, стр. 1-4. IEEE, (2010)27.6 Single-chip 3072ch 2D array IC with RX analog and all-digital TX beamformer for 3D ultrasound imaging., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 458-459. IEEE, (2017)13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO., , , , , , , и . ISSCC, стр. 486-488. IEEE, (2012)