Author of the publication

Signature analysis for analog and mixed-signal circuit test response compaction.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (6): 540-546 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Area Efficient On-chip Static IR Drop Detector/Evaluator., , and . ISCAS, page 2009-2012. IEEE, (2009)Forward Recovery Using Checkpointing in Parallel Systems., , and . ICPP (1), page 272-275. Pennsylvania State University Press, (1990)A low latency and low power dynamic Carry Save Adder., , , , , , , and . ISCAS (2), page 477-480. IEEE, (2004)A Framework for Distributed VLSI Simulation on a Network of Workstations., and . Simulation, 60 (2): 95-104 (1993)Quantitative evaluation of soft error injection techniques for robust system design., , , , and . DAC, page 101:1-101:10. ACM, (2013)ESIFT: Efficient System for Error Injection., , and . IOLTS, page 201-206. IEEE, (2018)Delay Constrained Register Transfer Level Dynamic Power Estimation., , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 36-46. Springer, (2006)Property Checking via Structural Analysis., , and . CAV, volume 2404 of Lecture Notes in Computer Science, page 151-165. Springer, (2002)On efficient generation of instruction sequences to test for delay defects in a processor., , , and . ACM Great Lakes Symposium on VLSI, page 279-284. ACM, (2008)Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures., and . Proc. IEEE, 74 (5): 732-741 (1986)